Reprints from my posting to SAN-Tech Mailing List and ...

2011/06/23

[san-tech][03199] Re: Graph 500ベンチマークをソフトウェアで高速化, E.T. International, Inc. (ETI)

Date: Thu, 23 Jun 2011 00:28:56 +0900
------------------------------------------------
2011/06/23
[san-tech][03204] Graph 500 Complete Results - June 2011公開
------------------------------------------------
[san-tech][03197] Graph 500ベンチマークをソフトウェアで高速化, E.T. International, Inc. (ETI)
------------------------------------------------
ここで紹介した ETIの SWARM (SWift Adaptive Runtime Machine) がメニーコア
開発メーカーの Adapteva社で採用されました:

"Adapteva Selects E.T. International's Software for Breakthrough
 High-Performance, Low-Power Multicore Processor"
 June 16, 2011
  http://www.etinternational.com/index.php/news-and-events/press-releases/june-16-2011-adapteva-selects-eti/


  "E.T. International, Inc. (ETI), a provider of system software
   solutions for hybrid and many-core hardware architectures, today
   announced that Adapteva has selected ETI’s SWARM (SWift Adaptive
   Runtime Machine) software solution for its Epiphany multicore
   processor, the first ever architecture capable of scaling to
   thousands of parallel processors on a single chip.  ETI's SWARM
   programming environment enables application development on the
   Epiphany processing architecture, and is part of the company's
   unique many-core expertise offerings that include design,
   development, and other custom programming services for advanced
   HPC and embedded computing systems."


Epiphany Multicore IP, Adapteva
  http://www.adapteva.com/index.php?option=com_content&view=article&id=72&Itemid=79
  http://www.adapteva.com/images/stories/epiphany.jpg

*)2D mesh network that enables on chip communication latencies of
  less than 10ns with zero communication startup costs
*)Distributed memory model that offers each processor core 32GB/sec
  of sustained memory bandwidth
*)Superscalar 1 GHz processor core with a maximum performance of
  2 GFLOPS/sec
*)Multicore hardware support framework that enables an efficient
  programming run time model


Management
  http://www.adapteva.com/index.php?option=com_content&view=article&id=69&Itemid=96
Andreas Olofsson, CEO と Roman Trogan, Director,  Hardware Development
の両名は、Analog Devices の TigerSHARC DSPの開発に関わった方々です。


解説記事
"Adapteva gets multi-core programming boost"
 6/17/2011, EE Times
  http://www.eetimes.com/electronics-news/4217046/Adapteva-multi-core-programming
.....
  "The current implementation of Epiphany is as an accelerator for DSP
   tasks such as speech recognition and imaging processing. It packs
   16 custom floating-point cores in a 65-nm chip that can deliver up
   to 50-GFLOPS while consuming less than a watt, according to Adapteva
   (Lexington, Mass.). The claim for Epiphany is that it is more power
   efficient than competitive chips and that the architecture scales
   to many-core."


Adapteva社に関する EE Timesの記事
"Startup aims many-core chip at smartphones"
 5/3/2011
  http://www.eetimes.com/electronics-news/4215669/Startup-aims-many-core-chip-at-smartphones
  http://www.eetimes.com/electronics-news/4215669/Startup-aims-many-core-chip-at-smartphones?pageNumber=1

0 件のコメント:

コメントを投稿